Insulators for 2D nanoelectronics: the gap to bridge by Illarionov, Yury Yu. et al.
  
 
TU Ilmenau | Universitätsbibliothek | ilmedia, 2020 
http://www.tu-ilmenau.de/ilmedia 
Illarionov, Yury Yu.; Knobloch, Theresia; Jech, Markus; Lanza, Mario; 
Akinwande, Deji; Vexler, Mikhail I.; Müller, Thomas; Lemme, Max Christian; 
Fiori, Gianluca; Schwierz, Frank; Grasser, Tibor: 
Insulators for 2D nanoelectronics: the gap to bridge 
 
Original published in: Nature Communications. - [London] : Nature Publishing Group UK. - 11 
(2020), art. 3385, 15 pp. 
Original published: 2020-07-07 
ISSN: 2041-1723 
DOI: 10.1038/s41467-020-16640-8 
[Visited: 2020-08-14] 
 
   
This work is licensed under a Creative Commons Attribution 4.0 
International license. To view a copy of this license, visit  
https://creativecommons.org/licenses/by/4.0/ 
 
REVIEW ARTICLE
Insulators for 2D nanoelectronics: the gap to bridge
Yury Yu. Illarionov 1,2✉, Theresia Knobloch 1, Markus Jech1, Mario Lanza 3,
Deji Akinwande 4, Mikhail I. Vexler2, Thomas Mueller5, Max C. Lemme 6,7,
Gianluca Fiori8, Frank Schwierz9 & Tibor Grasser 1✉
Nanoelectronic devices based on 2D materials are far from delivering their full theoretical
performance potential due to the lack of scalable insulators. Amorphous oxides that work
well in silicon technology have ill-defined interfaces with 2D materials and numerous defects,
while 2D hexagonal boron nitride does not meet required dielectric specifications. The list of
suitable alternative insulators is currently very limited. Thus, a radically different mindset with
respect to suitable insulators for 2D technologies may be required. We review possible
solution scenarios like the creation of clean interfaces, production of native oxides from 2D
semiconductors and more intensive studies on crystalline insulators.
The field effect transistor (FET) is the fundamental building block for information pro-cessing and storage1. The working principle of FETs consists of controlling the currentflow along a conductive surface channel formed between source and drain electrodes
when a voltage is applied to the gate electrode, which is separated from the channel by an
insulating layer (dielectric). The performance of FETs strongly depends not only on the prop-
erties of the channel material (e.g. its carrier mobility), but also on the quality of the interface to
the gate insulator and the overall properties of that insulator.
Although historically many investigations have concentrated on the channel material and its
physical and electrical properties striving for high mobilities or wide bandgaps, at the end it has
always been the insulator and its interface with the channel material which decided the tech-
nological feasibility of a particular channel material considered. Most importantly, with the
notable exception of Si/SiO2 (and possibly SiC/SiO22), it has been the striking absence of suitable
insulating materials which prevented superior channel materials from entering the mass market.
Ge3, III–V materials4 and GaN5 have all raised considerable expectations as channel semi-
conductors for high mobility transistors, but for all them finding a compatible dielectric to
produce high performance transistors has appeared challenging: (i) Ge native oxide (GeO) is
water-soluble and the use of other materials produces a lattice mismatch which results in a high
density of defects. (ii) III–V materials use Schottky contacts to directly contact the channel6
which increases gate leakage currents. (iii) GaN results in a high density of defects with most
adjacent dielectrics5.
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The last decade has seen a frantic search for channel materials
with higher mobilities than Si in ultrathin layers to keep up
scaling according to Moore’s law. For example, in an ultrathin
layer of 5 nm, as is required for channel lengths smaller than 20
nm7, the mobility of Si is reduced far below 100 cm2/Vs8,9.
As an attempt to address this limitation, 2D semiconductors,
such as MoS210–16, other transition metal dichalcogenides
(TMDs, e.g. MoSe217, MoTe218, WS219, WSe220) or black phos-
phorus (BP)21–23, have been recently demonstrated as channel
materials in FETs.
At a first glance, 2D materials seem to allow the arbitrary
stacking of different material layers using van der Waals
attractive forces24. Theoretical calculations have predicted
excellent properties for devices built from 2D materials25. Also,
considerable progress has been made in addressing fabrication-
related issues26,27 and tuning electrical figures of merit, such
as carrier mobility16,28 and on/off current ratios14,29. However,
published 2D devices often suffer from non-competitive carrier
mobilities, subthreshold swings (SS) and drifts of important
device parameters (e.g. the threshold voltage shift over time),
which may have nothing to do with 2D semiconductors,
but arise from the gate insulators used. As a result, there is still
no commercially competitive 2D transistor technology
available today.
In this review we will discuss the current state-of-the-art
regarding gate insulators for 2D technologies and discuss
strategies for further improvements of the performance of 2D
devices by using more suitable material combinations. While
the main focus is on standard 2D FETs, we also note that the
problems discussed here directly transfer to alternative device
technologies, such as tunnel FETs30, ferroelectric FETs31,
negative-capacitance transistors32,33 and analog field-effect
devices (e.g. electro-optical modulators34, photodetectors35,
and biosensors36), as all these devices require good insulating
materials.
State-of-the-art of 2D electronics
The core element of the FET is the combined system of semi-
conducting channel to gate insulator. Figure 1 schematically
summarizes some examples of different channel/insulator con-
figurations previously used. In Si technologies (Fig. 1a) the Si/
SiO2 interface is excellent, particularly after the passivation of the
about 2 × 1012 cm−2 Si dangling bonds at the interface using a
forming gas (H2/N2) anneal, which reduces this number well
below 1010 cm−2. Since currently no other competitive interface is
available, oxides with higher dielectric constant k (high-k insu-
lators) like Al2O3 and HfO2 typically require the use of a thin (<1
nm) SiO2 buffer layer. As for 2D devices, 3D oxides known from
Si technologies result in a large number of dangling bonds at the
2D/3D interface (Fig. 1b)37. To passivate these imperfections,
insulators and interfaces have been subjected to various annealing
steps to reduce their defectivity, e.g. by the use of rapid thermal
annealing (RTA)38. However, the resulting density of dangling
bonds is still too high and deteriorates the device performance.
An alternative way to improve the interface between 2D
semiconductors and 3D oxides (Fig. 1c) is the use of molecular
crystal seeding layers (e.g. perylene-tetracarboxylic dianhydride
(PTCDA)) when growing oxides using atomic layer deposition
(ALD)39,40. However, these layers are formed by discrete mole-
cules and thus making homogeneous films may be challenging.
Furthermore, even if the use of molecular crystals improved the
interface quality, we argue that typical monolayer thicknesses of
three angstroms are not sufficient to completely block charge
trapping by oxide defects. Another option is the partial oxidation
of 2D materials which transforms them into their native oxides
within the same heterostructure (Fig. 1d)41–44. It has been sug-
gested that this process will lead to atomically abrupt and defect-
free interfaces, which possibly might be as good as or even better
than the Si/SiO2 interface (Fig. 1a).
Finally, crystalline insulators like layered 2D insulators such as
hexagonal boron nitride45 (hBN, Fig. 1e) or ionic crystals like
a b c
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Fig. 1 Schematic channel/insulator interfaces in different device technologies. a In 3D technologies an amorphous interface is formed between channel
and insulator (example: Si/SiO2). b 3D insulators have poorly defined surfaces to form interfaces with the 2D channel (example: MoS2/SiO2). c The use of
molecular crystal seeding layers improves the interface quality (example: MoS2/PTCDA/HfO2). d Oxidized 2D materials result in native oxides with good
quality interfaces (example: HfS2/HfO2). e Van der Waals interface between crystalline 2D insulators and 2D channels (example: MoS2/hBN). f Ionic
crystals with dangling bond-free inert surfaces and van der Waals bonded interface to a 2D material (example: MoS2/CaF2).
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calcium fluoride46 (CaF2, Fig. 1f) have been used. The surfaces of
these materials are chemically inert and free of dangling bonds.
This results in well-defined van der Waals interfaces with 2D
materials47, which is a considerable advantage of crystalline
insulators over 3D oxides.
Among the possible insulators discussed above, the most
promising are those which will be scalable down to equivalent
oxide thicknesses (EOT, i.e. the thickness of SiO2 which
would produce the same capacitance as the insulator in use)
below 1 nm, as required for channel lengths below 10 nm, as
well as those manufacturable with typical semiconductor
process technology. In order to achieve high device perfor-
mance, the insulators need to meet stringent requirements
regarding (i) low gate leakage currents48 (<10−2 A/cm2), (ii)
low density of interface traps40 (Dit < 1010 cm−2 eV−1), (iii)
low density of border traps in the gate insulator49 (Dot < 1017
cm−3 eV−1 for active traps50), and (iv) high dielectric strength
(>10 MV/cm).
Figure 2 discusses some commonly measured effects in 2D
devices which can be attributed to defects in the channel, in the
insulator and at their interface. For instance, fast defects located
at the interface (e.g. oxide dangling bonds) and in the channel
(e.g. sulfur vacancies in MoS2) typically contribute to Dit, which
can be extracted from capacitance–voltage (C–V) measurements
at different frequencies. Fast charge exchange between these
defects and the channel also affects SS, while scattering at these
defects degrades the mobility. Slow border traps are typically
situated in the insulator within a few nanometers from the
interface. They lead to various instabilities of the device threshold
voltage, such as flicker (1/f) noise51,52, hysteresis53,54, and long-
term drifts known from Si technologies as bias-temperature
instabilities (BTI)55.
In the following we will discuss the requirements defined above
for gate insulators in 2D electronics in more detail. We will also
touch upon the impact of mechanical strain effects on the
properties of thin insulators, which become important for flexible
electronics applications.
Gate leakage current. Aggressive scaling of the gate insulator
increases direct tunneling56,57 and thus results in large leakage
currents already at low voltages. In addition to direct tunneling
through the insulator, Fowler-Nordheim tunneling through the
bent barrier and trap-assisted tunneling (TAT), which dominates
if the insulator contains a significant number of defects, become
performance limiting factors.
Up to now, a variety of insulators have been already
investigated for 2D FETs. The most widely used are thermally
grown SiO213,20,58 as a substrate/back-gate, and conventional
high-k oxides such as Al2O316 and HfO210,38 for top-gated
structures. In addition, the 2D crystalline insulator hBN11,45,58, as
well as the crystalline CaF246 have been used. The electric
parameters of these insulators at a physical thickness of 1 nm
EOT are summarized in the band diagram in Fig. 3a. The
common understanding is that the most promising materials for
scaling would be those with wider bandgaps and larger dielectric
constants, i.e. high-k oxides. Indeed, modeling results show that
these insulators can lead to considerably smaller leakage currents
if fabricated with sufficient quality and a minimum number of
defects (Fig. 3b). In Fig. 3c we compare the experimental values
for the gate leakage currents in test structures and complete
devices from Si59–62 and 2D39,46,63–66 technologies. In agreement
with theoretical predictions, the lowest gate leakage currents have
been obtained for HfO265, which has the highest permittivity of
25, and for CaF246,62, which is a crystalline and thus mostly
defect-free insulator with a bandgap of 12.1 eV. Also, we note that
epitaxial oxides like La2O3 or Gd2O3 have been previously
considered for applications in Si devices61,67, and they may be a
promising option for scaled 2D FETs as well. At present, leakage
currents through amorphous oxides on 2D materials strongly
depend on the material quality, perhaps more than on their
nominal properties. When looking at Al2O3 data, we see that the
gate leakage currents can be dramatically reduced if the insulator
quality is improved by using a forming gas anneal (FGA)66.
Nevertheless, the best values are still far from those measured for
the same insulator in Si technologies60. The same issues may
Fig. 2 Commonly measured effects caused by different defects in a 2D device. C–V characteristics measured at different frequencies contain information
about Dit (humps at low frequencies) and Dot (stretch-out). If defect density is extracted from 1/f noise measurements, it will mostly consist of
contributions from border defects (Dot), while channel defects and interface states (Dit) are typically too fast. Dit, on the other hand, degrades SS and
mobility. Dot causes instabilities of Vth, such as hysteresis and long-term drifts. Insulator defects far from the interface are slow and thus mostly lead to a
permanent shift of the threshold voltage.
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occur for native oxides of 2D materials, which are not well
studied but can be expected to be similar to conventional high-k
oxides in terms of structure and properties.
The layered 2D insulator hBN shows extremely high leakage
currents for sub-1 nm EOT63, which is due to its rather narrow
bandgap and low permittivity, and in agreement with modeling
data. At this point it is worth noting that the nature of the leakage
current across multilayer 2D dielectrics is not well understood
because many new factors not present in traditional 3D dielectrics
may play a significant role. Among them, the most important are:
(i) plane-to-plane interactions and electron tunneling across van
der Waals structures; (ii) synthesis process dependence (i.e.
different density of native defects); (iii) confinement of the
leakage current at local defects68; and (iv) dependence of the
leakage current on the adjacent metallic electrode68. We finally
note that the natural van der Waals gap between the insulator and
the 2D material can also play an important role in reducing the
tunneling current69. However, this mechanism has not been
understood in full detail, and therefore deserves further
investigations.
Interface quality and device performance. In contrast to Si
technologies, where covalent atomic bonds have to be accom-
modated at the interface, in 2D devices the quality of the insulator
surface determines the quality of the interface. As schematically
shown in Fig. 1, amorphous oxides have poorly defined surfaces
with dangling bonds, especially when they are grown in thin
layers. Thus, the use of crystalline insulators and native oxides
with clean surfaces, as well as the passivation of amorphous
interfaces using crystalline seeding layers is now considered a
promising alternative.
In the literature the interface quality is often evaluated using
the density of interface states Dit. This quantity is linked to the
device subthreshold swing as
SS ¼ ln ð10Þ kBT
q
1þ Cch þ qDit
Cins
 
ð1Þ
where Cins is the insulator capacitance and Cch is the depletion
layer capacitance in conventional FETs which becomes the
channel capacitance in 2D FETs. Thus, scaling of EOT, which is
inversely proportional to Cins ¼ kSiO2=EOT, should approach SS
to a nearly ideal value of 60 mV/dec (at room temperature) for
small Dit. With increasing Dit, fast charge trapping increases
SS70,71. Dit can be either due to defects at the insulator surface,
such as oxide dangling bonds, or channel defects (Fig. 2) which
are typically the dominant contribution in devices with non-
optimized channels. In addition to Dit, SS can also be affected by
Schottky barriers between the channel and source/drain
a
c
b
Fig. 3 Gate leakage currents through different insulators. a Band diagram showing the alignment of the band gaps of some previously used insulators in
2D FETs relative to Si and typical 2D channel materials. b The leakage currents through the metal-insulator-semiconductor structures with these insulators
for an EOT of 1 nm calculated using the WKB approach57 considering direct, FN tunneling and thermionic emission. The inset shows the important
contributions to the tunneling current. For defective oxides, trap-assisted tunneling can lead to a significant contribution at low voltages, which is not
accounted for in our best-case model. c Experimental gate leakage currents versus EOT measured at standard FET operating gate voltages 1–3 V. Literature
data shown with open symbols for Si-based59–62 and filled symbols for 2D-based structures39,40,46,63–66.
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electrodes72. However, strongly scaled insulators enhance the gate
control over the channel potential, thereby reducing the impact of
the Schottky barriers46.
In Fig. 4a we compare typical transfer (ID–VG) characteristics
measured for MoS2 FETs of different technologies14,40,46. Scaling
EOT from 25 nm to 0.9–1.3 nm dramatically improves SS for all
devices. However, a near-ideal SS of about 60 mV/dec has been
obtained only for devices with exfoliated MoS2 using 1.3 nm EOT
PTCDA/HfO2 insulators40, which is due to both the passivated
interface of HfO2 by PTCDA and the low amount of channel
defects in the exfoliated flakes. When using MoS2 channels grown
by chemical vapour deposition (CVD) instead of exfoliated layers
in otherwise identical devices, SS increases from 60 to 160 mV/
dec40. Furthermore, MoS2 FETs with CVD-grown channels and
0.9 nm EOT CaF2 films46 also exhibited a SS of about 90 mV/dec.
Thus, we argue that at the present level of 2D device technology,
extracting Dit is not sufficient to assess the quality of the insulator
surface in devices with CVD-grown channels, as Dit will be
dominated by channel defects as well as adsorbates if the channel
is not protected. In Fig. 4b we compare Dit values from literature
a
b
c
Fig. 4 Impact of the interface quality on the performance of 2D FETs. a Gate transfer characteristics of CVD-grown MoS2 FETs with 25 nm SiO214, 0.9
nm EOT CaF246, 1.3 nm EOT PTCDA/HfO240 and exfoliated devices of the latter technology40. b Comparison of Dit values measured for Si devices78 and
different 2D technologies38,40,41,43,46,54,73–77. c Comparison of SS values for different 2D devices16,38,40,41,43,46,54,66 with EOT below 10 nm. For scaled
insulators SS appears insensitive to further EOT scaling and mostly affected by the interface quality, which can be improved via the routes 1–4a. “Insulator/
2D semiconductor” is for back-gated and “2D semiconductor/insulator” is for top-gated device configurations.
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(for more details see Box 1). Indeed, for all devices with CVD-
grown channels46,73,74 Dit is close to 1013 cm−2 eV−1 compared
to the 2 × 1012 cm−2 eV−1 of the unpassivated Si(100)/SiO2
interface which is reduced to below 1010 cm−2 eV−1 after
annealing. Dit is further barely dependent on the gate insulator,
which means that the quality of CVD samples must be improved
including the optimization or avoidance of the transfer of grown
films from other substrates to produce defect-free channels.
Alternatively, other growth techniques of 2D materials may be
introduced, such as magnetron sputtering75. However, most Dit
values have been extracted from 2D FETs with exfoliated
channels38,40,41,43,54,76,77, which typically contain a lower amount
of channel defects and thus currently allow drawing better
conclusions on the contribution of the insulator to the interface
quality.
Still, most frequently extracted Dit values in exfoliated 2D
FETs are still high and range from 5 × 1011 to 1012 cm−2 eV−1 for
both conventional high-k oxides grown by ALD38,40,76 and native
oxides of 2D materials41,43 obtained by oxidation. While the
best Dit values achieved for 2D devices with SiO2 are two orders
of magnitude lower77 than that, one can expect that further
improvements will be achieved for high-k oxides by optimizing
the deposition processes. However, without proper passivation
of interfaces40 it still appears challenging to reach values
below 1010 cm−2 eV−1, since oxide dangling bonds cannot be
removed completely and the precise control of amorphous
surfaces is difficult. As for native oxides of 2D materials,
this research is at an early stage and thus further process
optimization is required to achieve the desired improvement of
Dit. Consequently, the use of crystalline materials with well-
defined and chemically inert van der Waals interfaces with 2D
materials appears to be an ideal way forward. For instance, a Dit
of 5 × 109 cm−2 eV−1 achieved for hBN/MoS2 devices54 is already
comparable to Si technologies78.
In Fig. 4c we compare SS from literature for different 2D FETs
with scaled gate insulators16,38,40,41,43,46,54,66. Although from Eq.
(1) one would expect the best SS for devices with smallest EOT, in
reality the situation is more complex. For instance, the use of
crystalline 2D insulators54 or native 2D oxides41 coupled with
contact engineering to reduce the Schottky barriers leads to a
near-ideal SS already for an EOT of ~8 nm, and even for thicker
hBN layers in WSe2 FETs if transferred via contacts and clean van
der Waals integration processes are used79. Again, this currently
appears to be possible only with exfoliated channels, while for
devices with CVD-grown films SS can be far from its ideal values
even for EOT close to 1 nm40,46. We conclude that the use of
high-quality channels and insulators with well-defined surfaces or
native interfaces is the most important requirement to reduce Dit
and achieve near-ideal SS for 2D FETs with sub-1 nm EOT gate
insulators. The latter can also include partially crystallized
amorphous oxides, since their surface quality has been shown
to considerably improve after annealing at high temperatures38.
In addition to their impact on SS, Dit also manifests as charged
defects, which lead to scattering of carriers and in turn
dramatically reduces their mobility. For instance, graphene on
an SiO2 surface with its numerous dangling bonds has a mobility
of between 1000 and 25,000 cm2/Vs80–82, which increases to
27,000–65,000 cm2/Vs82 on hBN substrates. Subsequently, hBN
has been also shown to improve the mobility in MoS2 FETs11.
Ionic crystals, such as CaF2 can also yield high-quality interfaces
with 2D materials47,83,84 which should result in improved
mobilities.
Border traps and device stability. Contrary to interface states,
border traps49 are situated at a certain distance from the interface
which allows charge exchange with the channel through tunnel-
ing processes. While interface states are typically very fast, border
Box 1 | Details on Dit extraction
It is commonly known that Dit values depend on both insulator and channel quality, while currently being lower for devices with exfoliated channels
and/or crystalline insulators. However, when comparing Dit values provided in different literature reports it is important to understand that these values
depend strongly on the extraction technique. For instance, Dit extracted from C–V measurements is typically due to fast interface defects only when the
measurements are taken at high frequencies (MHz), otherwise border traps can also contribute. On the other hand, 1/f noise will be dominantly due to
border defects. Furthermore, the use of the SS equation and other physics-based models may lead to some uncertainty since the impact of Schottky
barriers is neglected. In the table in Box 1 we provide some details about devices and Dit extraction methods used in various literature
reports38,40,41,43,46,54,73–78.
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a b
Fig. 5 Basic concept of charge trapping by insulator defects in 2D FETs. a Schematics of hysteresis and BTI in large-area 2D n-FETs, assuming one
acceptor-type defect band in the insulator. The applied VG changes the number of charged defects by moving trap levels across the Fermi level, which
changes not only the occupancy of the defects but also their time constants τc and τe. A negative VG brings more defects above the Fermi level and makes
them neutral. This leads either to NBTI degradation after long stress or more negative Vth in the beginning of the forward ID–VG sweep. A positive VG brings
more defects below EF and makes them negatively charged, thus causing PBTI degradation or more positive Vth in the end of the forward sweep and during
the reverse ID-VG sweep. Thus BTI and hysteresis are both the result of an ensemble of defects with distributed τc(VG) and τe(VG). b Schematics of RTN in
nanoscale 2D FETs, assuming one discrete defect in the channel. RTN is observed within a relatively narrow VG range when EF is close to the defect level.
At more negative VG the defect is slightly above EF and thus mostly neutral. At more positive VG it is slightly below EF and thus mostly charged. Analysis of
RTN traces measured at different VG and T allows to extract the τc(VG, T) and τe(VG, T) dependences, which contain information about energy level, depth
in the insulator, and relaxation energy of the defect.
Box 2 | Details on non-radiative multiphonon models
The key feature of NMP models95,158,159 is accounting for the structural relaxation of the insulator defects following a charge capture or emission event.
The structural relaxation is typically described assuming parabolic adiabatic potentials along a dominant reaction coordinate. It is very important to
emphasize that due to structural relaxation upon charge exchange with the substrate (or gate), all time constants τc and τe are thermally activated and
become shorter at higher temperatures. Also, all time constants are considerably larger than one would expect from tunneling theory alone, and even in
thin insulators charges can be trapped for years at room temperature.
The figure below schematically illustrates charge trapping in the NMP model. The band and trap states are typically modeled as parabolic energy
surfaces. Even if the trap energy is lower than the band energy, to first order the charge carrier has to overcome a barrier given by the intersection of the
parabolas to change their state (in the classical limit160). By changing the electric field, the energy levels can be shifted with respect to each other. This
leads to a change of barriers as seen by the defects, and thus the time it takes to change states depending on the temperature. Using the NMP model,
charge exchange and temperature dependence can be modeled more accurately. The insets show the atomistic structure of a Hydrogen E’ center, which
is one of the most likely defect candidate in SiO2, in the states 1 (neutral) and 2 (positive).
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traps are much slower, with their capture (τc) and emission (τe)
time constants depending on the distance from the interface and
structural relaxation following charge trapping. The best studied
insulators are SiO2 and HfO2, which contain intrinsic (mostly
oxygen vacancies and trapping sites at strained bonds) as well as
extrinsic (for instance caused by trapped hydrogen atoms)
defects. As confirmed on both Si85 and 2D86,87 devices, the time
constants of border traps in amorphous oxides are widely dis-
tributed (from below nanoseconds to many years), which is a
fundamental property of amorphous materials. As for other
insulators, the physical and chemical nature of the prevalent
defects is much less understood. For instance, the possible
intrinsic defects in hBN identified using theoretical methods88,89
are nitrogen and boron vacancies and anti-sites. However, it
appears that in crystalline insulators the surrounding of each
particular defect is much more uniform and regular which should
lead to a much narrower distribution of the time constants.
Recently this was confirmed by comparing the hysteresis
dynamics in MoS2 FETs with SiO2 and hBN, as in the latter case
the hysteresis width starts to decrease when using slow sweeps58.
Since border traps can capture and emit carriers, they can
cause various instabilities in the device characteristics (Fig. 5).
The most widely observed issues in 2D devices are the hysteresis
of the gate transfer characteristics11,12,45,54,58 and long-term drifts
of the threshold voltage90–92, which are commonly known from
Si technologies as BTI, given their strong bias and temperature
dependence85. Recent analysis of experimental results for
MoS258,70,71,93,94 and black phosphorus23,50 using non-radiative
multiphonon (NMP) models95 (see more details in Box 2)
suggests that hysteresis and BTI have the same microscopic origin
and result from changes in the charge state of border traps
(Fig. 5a). For instance, BTI degradation appears as a shift of the
ID–VG characteristics after application of some gate bias stress VG
for a certain stress time ts, which tends to recover when the stress
is removed. Depending on the polarity of the applied VG during
stress, the phenomenon is then referred to as either positive
(PBTI) or negative (NBTI) and may result in different shifts of
the ID–VG characteristics. Similarly, the hysteresis is a super-
position of cumulative NBTI and PBTI shifts of Vth caused by
charge trapping during ID–VG sweeps. As a result, there is a
difference in Vth when measuring forward and reverse sweeps.
Since border defects have widely distributed capture and emission
times, the faster ones contribute to the hysteresis and the slower
ones also to BTI. In particular, the strong gate bias dependence of
the time constants71, which is typical for border traps, results in a
sizeable hysteresis. Other issues caused by border traps include
flicker (1/f) noise17,52, which appears as random fluctuations of ID
(or, equivalently, Vth) and for nanoscale devices decomposes into
discrete steps known as random telegraph noise (RTN)94,96, as
well as hot-carrier degradation (HCD) during device operation at
non-zero drain bias, which is also known from Si technologies97
and has been already observed for 2D devices98.
In Si technologies these instabilities are commonly referred to
as reliability issues, since they have a pronounced impact on the
device performance only after many hours or weeks of operation.
However, in 2D devices the typical densities of border traps can
be orders of magnitude larger. As a result, the impact of defects
on the device performance is already noticable at time zero. In
other words, like in SiC, GaN, and other III–V devices, charge
trapping related issues become a stability problem. Also, it has to
be kept in mind that it is not the actual number of defects present
in an insulator which determines device stability, but rather the
number of active defects, that is, those defects which can change
their charge state during device operation.
The most important aspect which determines the intensity of
charge trapping by border traps, and consequently the effective
density of active defects Dot and the magnitude of the hysteresis
and BTI, is their energetic alignment. In amorphous oxides, the
defects are energetically aligned within certain defect bands which
also have a sizeable width99,100. These defect bands are broadened
if the surroundings of each defect varies, which is typical for
amorphous materials. In the simplest case, defects can be either
donor- (neutral or positive) or acceptor-like (neutral or negative).
For donor-like states, if their thermodynamic trap level ET is
above the Fermi level EF, they are unoccupied and thus positively
charged, and neutral otherwise. For acceptor-like states, on the
other hand, defects are neutral for ET > EF and negatively charged
otherwise. In contrast to amorphous oxides, defects in crystalline
insulators are expected to form much narrower defect bands (or
even discrete defect levels) as has already been shown for hBN101.
Note that the density of active defects is always smaller if the
defect bands are energetically far from the conduction (for n-
FETs) and valence (for p-FETs) bands of the channel, which can
be considered a design option for 2D FETs, as discussed below.
The density of insulator defects within a certain defect band
may depend on the material type, deposition technique,
stoichiometry, and annealing conditions. However, neither in
3D nor in 2D devices with amorphous oxides can the density of
border traps be minimized towards undetectable levels, and thus
these defects will be present even in perfectly optimized devices.
Box 3 | Alignments of known defect bands in oxides
In the table in Box 3 we summarize the band gaps, band offsets and the parameters of defect bands for SiO2, HfO2 and Al2O3. In SiO2 and HfO2 two
defect bands are typically used, while for Al2O3 only one defect band is known. It is important that the values for SiO2 have been verified for both 2D
FETs23,93 and Si technologies99,114. For other materials no information about defect bands is available. However, it is thought that in crystalline
insulators the width of the defect band would be much smaller.
The table below summarizes dielectric parameters of several oxide insulators and exact alignments of known defect bands93,114. The widths of the
defect bands depend more on the material quality than their energetic alignments. They are typically larger in 2D technologies with lower quality oxides.
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We expect this to also hold for devices with native oxides of 2D
materials, which ideally should have lower Dit compared to
standard oxides while still having a comparable density of border
traps within their characteristic defect bands. In contrast, in 2D
FETs with crystalline insulators the defect densities inside narrow
defect bands are expected to be significantly reduced.
Independently of the insulator used, the total number of
defects is proportional to the channel area. Thus, as the device
dimensions are scaled down to sub-100 nm and higher quality
insulators are used, only a few defects per channel will remain
even for amorphous oxides. However, the impact of each
particular defect is inversely proportional to the channel area
and becomes stronger for scaled devices102. As a result, in
nanoscale 2D FETs capture and emission of a single carrier can
strongly perturb the electrostatics inside the channel and thus
cause RTN fluctuations in ID and Vth. A few recent studies for
MoS2 FETs94,96 have already established that in general the
dynamics of RTN in 2D FETs are very similar to Si
technologies103,104. For instance, it was demonstrated that charge
trapping events causing RTN are the same as those responsible
for the hysteresis and BTI94, with the unique characteristic of
border traps being the exponential VG dependence of the time
constants (Fig. 5b).
Dielectric strength and breakdown mechanisms. The dielectric
strength is characterized by two main parameters. The first one is
the breakdown field EBD, which is the electric field at which a
complete failure of the insulator takes place. This typically
depends on the material type, quality and stoichiometry105, and
ideally should exceed 10 MV/cm for EOT below 1 nm. EBD can be
obtained by applying current-voltage sweeps and extracting the
voltage at which the leakage currents experience a large and
irreversible increase of several orders of magnitude. The second
parameter is the time to reach the time-dependent dielectric
breakdown (TDDB)106 when the dielectric is exposed to a con-
stant voltage stress.
Breakdown consists of the progressive microscopic degradation
of a dielectric material when it is exposed to electrical stress. This
stress results in: (i) breaking bonds in the dielectric (where
oxygen vacancies commonly appear in metal oxides), and (ii)
migration of ions from the adjacent electrodes into the dielectric.
When the density of defects reaches a threshold, a conductive
percolation path through the dielectric can be formed. In 3D
oxides dielectric breakdown is more progressive for thinner
dielectrics, while in 2D layered dielectrics it has been suggested to
take place layer-by-layer107,108. However, this layer-by-layer
breakdown has been only observed by conductive atomic force
microscopy (CAFM), where the electric field is confined by a
nanoscale tip, and should be confirmed for macroscopic devices.
It is worth noting that dielectric breakdown always takes place
at the electrically weakest location of the dielectric. Preexisting
defects can favor a wide range of unwanted charge transport
phenomena, such as charge trapping and de-trapping (resulting
in RTN), and after some time can trigger the formation of new
defects in surrounding areas. At the device level this results in an
increase of the leakage current called stress induced leakage
current (SILC), which finally triggers dielectric breakdown.
Therefore, the presence of local lattice distortions in 2D insulators
is a very important source of non-idealities which can accelerate
dielectric breakdown109. At the same time, the number of local
defects in both 2D and 3D insulators depends strongly on the
synthesis process used. In general, dielectric breakdown should be
investigated with a statistically relevant experimental design.
Impact of mechanical strain. One very promising direction for
the application of 2D devices is flexible electronics110. Thus, the
impact of mechanical strain on the device performance can be a
limiting factor specific to these applications. Previous studies on
MoS2 FETs with hBN suggest that the performance of these
devices is not affected by mechanical strain up to 1.5%11. In
contrast, devices with Al2O3 insulators exhibit a sizable threshold
voltage shift for a strain of only ~0.07%, which can also be
exploited for applications as piezoresistive strain sensors111. This
is in line with experimental reports on the relatively high piezo-
resistive gauge factor of TMDs like MoS2112 or PtSe2113. It
appears that a strong impact of strain on the performance of the
devices with amorphous oxides is related to the strain changing
the bandgap of MoS2111, which affects the relative alignment of
the defect bands to the conduction/valence band edges, and may
also shift the Fermi level. This in turn changes the charge state of
border traps near the interface and the density of active defects.
Thus, crystalline insulators which contain a lower amount of
defects appear to be more suitable candidates also for flexible
electronics applications.
Future development of 2D electronics
Taking into account the current state-of-the-art discussed above,
in the following we propose research strategies for the develop-
ment of 2D devices with the three most important types of gate
insulators, which are amorphous 3D oxides, native oxides of 2D
semiconductors and crystalline insulators.
Devices with conventional 3D oxides. The main limitations for
integration of 3D oxides into electronic devices based on 2D
materials result from their poor interface quality as well as their
wide defect bands and their respective energetic alignment with
the conduction/valence bands of the channel. It is important to
realize that only a joint solution for both issues can be considered
a promising way forward. For instance, recent attempts to pas-
sivate oxide interfaces by using thin molecular crystals39,40
improve only the interface quality, while deposition of these
materials in homogeneous layers may present a technological
challenge. However, it appears to us that a complete passivation
Fig. 6 Band diagram of different insulators matched with 2D
semiconductors. Left: energetic alignments of already known defect bands
(gray areas) in several 3D oxides23,93,99,114 relative to the conduction and
valence band edges of some frequently used 2D channel materials157
(center). Right: matching of potentially interesting native oxides, ionic
crystals and 2D insulators with the same 2D channels. Note that HfO2 can
be both a 3D oxide and the native oxide of HfS2 and HfSe2 and might have
similar defect bands in both cases. The dielectric constants are given next
to the valence band of the insulators while the numerical values are
summarized in tabular form in Box 3. The zero energy would correspond
with the Si midband.
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of the defect bands would require thicker seeding layers which are
incompatible with the sub-1 nm EOT requirement. Thus, we
argue that in addition to further process optimization and van der
Waals integration of the interfaces, an important goal of future
research on 3D oxides for 2D devices should be the selection of
the most favourably matched 2D channel/3D oxide combinations.
Namely, for p-FETs it is important to select an insulator with
defect bands energetically far from the valence band of the
channel, while for n-FETs they must be separated from the
conduction band. As a result, the density of active border traps
being able to contribute to charge trapping will be reduced, thus
leading to more stable device operation. The energetic alignment
of defect bands can be extracted either by fitting TCAD models to
measured stability characteristics of 2D devices23,71 or by using
experimental methods such as the incremental hysteresis sweep
method50,93 or trap spectroscopy methods previously developed
for Si devices99.
For the most relevant oxides (SiO2, HfO2, Al2O3), defect bands
have already been extracted for Si devices99,114 as well as for 2D
FETs23,71,93 and reconfirmed for different technologies. In Fig. 6
we show the energetic alignments of known defect bands in
oxides relative to the band edges of graphene, BP and the most
commonly used TMD channel materials. While the defects
responsible for these bands can be considered a fundamental
property of the insulator, the parameters of the defect bands vary
weakly with the processing conditions114. Even though some
materials may contain additional but currently unknown defect
bands, some competitive combinations of insulators and 2D
channels (e.g. Al2O3 on BP for p-FETs and perhaps HfO2 on
MoS2 for n-FETs) can be preselected based on Fig. 6. Further-
more, another degree of freedom is the adjustable number of
layers in a 2D channel, which affects the bandgap and thus may
allow tuning the relative alignment of the channel band edges and
defect bands in the insulator.
Integrating 3D oxides with 2D materials by van der Waals
forces can be achieved by passivating the 2D surfaces with
molecular crystals. While this approach appears promising, it
requires further investigations as this step may introduce
additional limitations, such as poor dielectric strength of the
seeding layer, insufficient barrier heights, low adhesion, and
eventually a significant increase in EOT.
An alternative design route would be the creation of clean and
stable oxide surfaces first, although in our opinion this is
challenging for all previously discussed 3D oxides, in part due to
their chemical reactivity. In theory, this problem can be solved by
using an inverse design approach115, where the desired
functionality (e.g. smooth interface) is declared first, and ab
initio modeling is then performed to predict which stable and
synthesizable materials would exhibit the required properties.
These predictions can be based on genetic algorithms116 that
identify materials with target properties while allowing deviations.
In addition to predicting 3D oxides with smooth interfaces, we
suggest that the same approach can be used to identify which new
compounds will have the most suitable dielectric properties and
targeted energetic alignments of defect bands. Finding ideal
insulators therefore requires at least three coupled criteria, i.e.
dielectric properties, interface quality and defect bands, and result
in the required chemical formula. Once a new material is
synthesized, extensive experimental characterization will still be
required with respect to all important parameters. However, we
expect the probability of finding 3D oxide compounds which
would simultaneously satisfy all necessary requirements and
could be easily synthesizable to be rather small. Instead, we
propose a combination of theory and experiments to investigate
alternative insulators for 2D electronics in the near future.
Devices with native oxides of 2D materials. The use of native
oxides of 2D semiconductors41–44 is a promising way to over-
come the limitations of 3D oxides as they may lead to improved
interface quality. Among the materials which have already been
investigated as gate insulators in 2D devices, we mention Ta2O5,
which can be thermally oxidized from TaS241, and HfO2, which
can be obtained by ambient exposure of HfSe242 or by plasma
oxidation of HfS243. This field is relatively unexplored, and in
many cases the oxidation of 2D semiconductors leads to the
formation of non-stoichiometric metal oxides, such as HfOx for
HfS244.
Nevertheless, we think that the integration of non-
stoichiometric oxides into 2D devices could be of interest, as it
allows tuning the charge carrier concentration in the channel
through charge transfer doping, where the doping concentration
can be varied by changing the oxygen content x105,117. Thus, it
might be possible to vary the oxygen content of the native oxide
using inverse design algorithms115 to possibly predict the
compounds with desired functionality. One technological option
is plasma oxidation of multi-layer WSe2 which leads to the
formation of the native oxide WOx and efficient p-doping of
WSe2 FETs118. It has further been shown that WOx and MoOx, a
native oxide of MoS2, can be obtained by various oxidation
methods without damaging the underlying 2D material119,120.
However, the use of these native oxides as gate insulators in 2D
devices has not been demonstrated so far. On the other hand,
AlOx encapsulation layers121 and HfOx gate insulators117 have
been used to dope MoS2 FETs, even though these oxides are not
native for MoS2. The stoichiometric native oxides WO3 and
MoO3 have been known for a long time122,123 and also appear
promising for WSe2 and MoS2 FETs. While each 2D material
normally has only one native oxide, some 2D semiconductors
(e.g. MoS2) can be also matched with native oxides of other
materials (e.g. Ta2O5)41. However, recent studies suggest that
some of these materials, as well as Ta2O5, have rather narrow
bandgaps124, and exhibit unfavourable band offsets with such
widely used 2D semiconductors as MoS2 (Fig. 6).
In addition, these native 2D oxides are still amorphous and will
therefore contain distinct defect bands. Furthermore, the non-
stoichiometric ones are expected to exhibit very high defect
densities and limited dielectric strength105. Thus, as well as for 3D
oxides, we suggest that decreasing the number of active defects
will present a challenge, and the locations of the defect bands are
currently unknown for most of these materials.
Overall, the true potential of native oxides for 2D devices
remains to be explored and the research in this field is now in an
early stage. While theoretical predictions may provide some
guidelines, we suggest that many technological issues remain with
respect to fully scalable integration and controllable quality, as
there is currently no clear recipe on how to achieve the ultimate
goal of minimized or even completely eliminated defect bands.
Furthermore, all native oxides except HfO2 do not seem to be
competitive with respect to their dielectric properties, which
could make them applicable only as passivation layers124. Thus,
in the following section we discuss insulators which could retain
their crystalline structure even when fabricated as ultra-thin
layers.
Devices with crystalline insulators. Crystalline materials theo-
retically provide the largest potential for obtaining defect-free
insulators and overcoming problems associated with both inter-
face quality and defect bands. The most promising results for 2D
FETs have recently been obtained for crystalline layered 2D
insulators, in particular hBN108,125 and mica126, as well as the
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ionic crystal CaF246,62,127,128. These materials and some other
known fluorides are summarized in Fig. 6.
The most widely studied crystalline insulator for 2D materials
is hBN11,45,54,58. Devices using hBN typically exhibit a sizable
improvement in terms of SS54 and mobility11 and also show
considerably reduced charge trapping compared to 3D
oxides45,58. This can be explained by the well-defined surface of
hBN and the low density of border traps in this crystalline
material. Unfortunately, hBN has mediocre dielectric properties,
such as a rather narrow bandgap of about 6 eV129, a small
dielectric constant of 5.06130, and unfavourable band offsets to
most 2D materials (see Fig.6). As scaled FET technologies require
an EOT below 1 nm (corresponding to a physical hBN thickness
of below 1.3 nm), hBN is expected to result in excessive
thermionic and direct tunneling leakage currents potentially
orders of magnitude larger than those expected for high-k oxides.
However, the exact nature of leakage currents across monolayer
and multilayer hBN as well as the impact of the van der Waals
gap is still not fully understood. As an example, it has been
recently reported68 that Ti/hBN(5–6 nm)/Au structures exhibit
leakage currents surprisingly lower than much thicker Pt/SiOxNy:
Ag(50 nm)/Pt131 structures.
Knowledge regarding the dielectric strength of hBN as well as
its breakdown mechanisms is also very scarce. Previous studies
have been conducted mostly at the material-level107,108 and
metal-insulator-metal device configurations (e.g. memristors132).
It has been shown that thick (>10 nm) multilayer hBN stacks
obtained by mechanical exfoliation experience a layer-by-layer
breakdown107,108 when exposed to high electric fields. However,
at the device level native defects in hBN, such as nitrogen and
boron vacancies and antisites predicted by DFT modeling88,89,
are expected to mask this phenomenon, leading to a more
progressive breakdown process109.
More experiments are required to clarify the dielectric
properties and the breakdown behavior of hBN stacks in FETs
to fully understand the potential of hBN for ultra-scaled digital
2D devices. Nevertheless, it can already be concluded that hBN is
indeed a promising insulator for analog 2D devices that do not
require aggressive thickness scaling and operate at low electric
fields, such as photodetectors35 and sensors36 employing
graphene channels.
Mica is another interesting layered 2D insulator that has been
investigated as a back-gate insulator in GFETs126 and top-gate
insulator in MoS2 FETs133. In addition to having a well-defined
surface, this 2D insulator has a reasonably high permittivity (8.1)
and a wide bandgap (10.5 eV), which would address some of the
limitations of hBN. However, the studies performed on exfoliated
flakes do not yet allow to assess the real potential of mica. It is
worth noting that mica may be used as a growth substrate for
other 2D materials, and thus lend itself to future integration
schemes134. Other potentially interesting 2D insulators include
crystalline Ti0.9O2135, 2D silicon dioxide136 and other atomically
thin oxides137, although all these materials are still far from being
integrable with conventional silicon technology.
3D ionic crystals possess well-defined surfaces and are hence
discussed here. In our opinion, the most promising candidates for
applications as gate insulators are epitaxial fluorides which form a
wide class of different insulators and other emerging materials138.
Many fluoride insulators have competitive dielectric properties,
chemically inert surfaces, low density of insulator defects and
high electric stability, which makes them highly suitable for 2D
electronics. Recently it has been shown that competitive MoS2
FETs can be created using epitaxial CaF2 insulators of only 2 nm
thickness46. Such thicknesses are currently barely achievable with
3D oxides owing to their poor amorphous quality. Remarkably,
CaF2 is also competitive with high-k oxides in terms of its
dielectric properties (e.g. wide bandgap of 12.1 eV and reasonably
high dielectric constant of 8.43). In addition, it has been known
for some time that CaF2 can form a well-defined van der Waals
interface with 2D channels47. This feature allows heteroepitaxy of
2D materials on CaF2(111)83,84, thus opening additional
opportunities for the creation of scalable 2D devices. Owing to
the high crystalline quality of CaF2 insulators, MoS2 FETs on
CaF2/Si(111) substrates were found to be extremely stable with
respect to charge trapping46. At the same time, the analysis of
breakdown in CaF2 using CAFM suggests that this material is
highly homogeneous and has a very high dielectric strength.
These promising early results lead us to conclude that close
attention should be paid also to other fluoride insulators such as
LaF3, MgF2, BaF2, SrF2, and many others. Similarly to CaF2, many
of these materials have very wide bandgaps (e.g. 11.4 eV for SrF2
and 13 eV for MgF2) but at the same time mediocre dielectric
constants (e.g. 6.4 for SrF2 and 5.4 for MgF2). Nonetheless, for CaF2
theoretically predicted (Fig.3b) and measured (Fig.3c) leakage
currents are still comparable to high-k oxides like HfO2, since the
band offsets to Si and 2D semiconductors are high. However, for
other fluorides possible limitations which may arise from their
relatively low dielectric constants still have to be understood by
performing electrical characterization of thin layers. Apart from 2D
FETs, ionic crystals can be also of interest for analog 2D devices and
other applications. For instance, the performance of 2D-based
photodetectors35 strongly depends on the insulator properties and
can be adjusted by choosing appropriate insulators. Also, the
exciton properties (e.g. radiative lifetime) in excitonic devices139
strongly depend on the thickness and type of the insulator matched
with the 2Dmaterial. However, at the present early stage of research
it is not possible to make a final conclusion on the future potential
of ionic fluoride crystals as their fundamental properties (e.g.
chemical structure and breakdown mechanisms) are not well
understood and thus require further in-depth studies. Furthermore,
the compatibility of positive ions such as Ca2+ or Mg2+ with
CMOS and possibly future beyond-CMOS technologies will have to
be assessed by the community.
In addition to their use as insulators, the wide class of epitaxial
fluorides138 also contains numerous materials with other
fascinating properties. These are, for instance, antiferromagnetic
NiF2140 and MnF2141, diamagnetic ZrF2141 and ferroelectric
BaMgF4142. One of the most promising research directions is the
use of ferroelectric BaMgF4142 in steep slope devices such as
negative capacitance (NC) FETs, which could be game-changers
for future low-power electronics. Previously reported NC FETs
with MoS2 employed hafnium zirconium oxide (HZO)32,33,
polymers143 and layered CuInP2S6 (CIPS)144 ferroelectrics. The
best SS reported for devices with HZO approach 6 mV/dec at
room temperature32. Although HZO appears more technologi-
cally relevant because of its CMOS compatibility and large area
fabrication possibilities, we expect that some of these devices (e.g.
HZO/Al2O3/MoS2 NC-FETs) will likely face the same problems
with poor quality interfaces and border traps as standard 2D
FETs. Thus, it is tempting to project that the use of BaMgF4,
which has already been applied in ferroelectric Si-based
devices145, will allow overcoming already achieved SS values
while also leading to improved device stability. As a final
comment, it is worth pointing out that the potential of NC-FET
technologies is currently under debate by the community, since
some studies suggest that the NC effect would not benefit devices
that already have strong electrostatics, such as 2D FETs146.
Overall, it appears to us that crystalline insulators are currently
the most promising materials for applications in various devices
based on 2D materials, since their possible physical limitations
appear easier to address than in amorphous oxides. Even at the
present stage of research, the technological limitations of the
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currently used insulators are apparent. For instance, most devices
with hBN and other layered 2D insulators employ tens of
nanometers thick layers deposited by mechanical exfoliation. At
the same time, attempts at scalable growth of hBN using CVD147
and MBE148 have not resulted in superior device performance
than conventional 3D oxides149. Thus, fully scalable methods to
grow layered 2D insulators have to be further developed. In the
case of hBN, this currently involves temperatures above 800 °
C150, which is far above the maximum allowed by the thermal
budget of CMOS technologies (about 450 °C) for back end of line
integration151. In contrast, for CaF2 and some other related
insulators fully scalable MBE growth techniques partially exist,
while the optimal growth temperatures for a few nanometer thick
layers on Si appear more reasonable. For instance, MBE growth of
CaF2 films at 250 °C results in high crystalline quality and
pinhole-free layers46,152. Also, MBE growth of 2D semiconduc-
tors (e.g. MoSe2 and MoTe2) on CaF2(111) is possible at
temperatures below 400 °C83,84. Furthermore, it is possible that
heteroepitaxy of CaF2 and other related insulators (e.g. SrF2,
MgF2, BaF2) on top of 2D semiconductors will be also possible at
moderate growth temperatures. While for now a considerable
limitation of ionic crystals is that they have been used only as a
back-gate insulators46, we think that the latter requires more
attention as this would allow obtaining Si/fluoride/2D/fluoride
heterostructures as required for top-gated 2D FETs which is
essential for integrated circuits.
Conclusions and outlook
Since 2004, when the field effect in graphene was reported for the
first time153, many devices with different 2D materials have been
demonstrated. The most prevalent among them are FETs with
semiconducting 2D channels, which could be important building
blocks for future post-silicon electronics. Owing to the thin body
of 2D materials, their use as channels in FETs would allow sup-
pressing the well-known short-channel effect of Si transistors,
thus opening a route towards sub-5 nm device dimensions and
prolonging Moore’s law154. Despite these high expectations and
the progress made thus far, over a decade of intensive research
has not led to a commercial 2D device technology155,156. One
important reason discussed here is the lack of insulators suitable
for integration into fully scalable 2D process flows, which would
enable a competitive device performance and stability.
Most 2D FET prototypes reported in literature have been made
using tens of nanometers thick oxide insulators, with no clear
strategy on how to scale them down to sub-1 nm EOT as required
for commercially competitive FETs. Thus, we firmly believe that
the primary challenge is to identify fully scalable insulators for 2D
FETs and to collect in-depth information about their properties.
When considering a certain insulator as a potential candidate for
integration into 2D technologies, its dielectric properties have to
be identified first, as they are important for low gate leakage
currents in scaled devices. Then, information about the quality of
the interface between the insulator and 2D materials has to be
gathered. This is required because a large amount of interface
states, such as oxide dangling bonds, will result in poor device
performance. Finally, attention has to be paid to the location and
density of its defect bands, as well as their energetic alignment to
various channel materials and possible mechanisms for the
creation of new insulator defects under electric stress. This
information is essential for further improving the stability and
dielectric strength of 2D FETs. This is an important aspect,
because although considerable progress has been made in opti-
mizing 2D device performance, the stability of 2D FETs and
analog devices is far from being competitive with Si technologies
and remains poorly understood.
2D devices and their technology face enormous challenges
towards commercial uptake, and we have identified the search for a
perfectly matching insulator/semiconductor combination as parti-
cularly urgent. This is because from the myriad of possible material
combinations the right choice has to be made at as early a stage as
possible by considering their scaling potential. Based on this
observation, several new research problems can be formulated. First
of all, research on high-k oxides as potentially interesting insulators
for 2D devices should be continued, even though at present the
problem of how to fabricate a clean interface to 2D materials pre-
sents an enormous challenge. Here, efforts related to improving the
interface quality of 3D oxides by rapid thermal annealing38 and
further development of native oxides41–44 of 2D semiconductors
should be continued. Also, the correlation between growth condi-
tions and their fundamental defect bands must be further explored.
Next, we feel that two alternative directions for 2D FET technolo-
gies appear promising: The first alternative is the use of layered 2D
insulators which produce near-perfect interfaces with 2D channels.
One of these materials is hBN, but more investigations are required
to clarify several unique properties of this dielectric, such as plane-
to-plane interactions and electron tunneling across van der Waals
structures. We further hope that this review triggers a more
intensive search for other 2D insulators, such as mica and 2D oxide
nanosheets. The second alternative is the use of ionic crystals such
as fluorides, which create near-perfect van der Waals interfaces with
2D channels and simultaneously have good dielectric properties. Up
to now, only CaF2 has been used as an insulator for 2D FETs46.
However, the recent demonstration of epitaxial growth of 2D
materials on CaF283,84 has opened a potential route to very large
scale integration and perhaps to the development of 2D FETs based
on fluoride/2D/fluoride heterostructures. Furthermore, there are
many fluorides beyond CaF2 with fascinating properties as insula-
tors or as magnetic and ferroelectric materials, which should in
future allow to create more competitive 2D devices beyond FETs.
To conclude, the identification of the best insulators for 2D
electronics presents an important roadblock of modern
nanoscience and the apparent lack of information related to this
problem should no longer be ignored. We are confident that
further development of this research topic will sooner or later
enable 2D electronics for commercial applications.
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